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ABSTRACT
This paper presents a MATLAB® toolbox for the time-domain
simulation and high-level sizing of pipeline analog-to-digital con-
verters. SIMULINK® C-coded S-functions are used to describe
the behavioral models of all building blocks, including their main
circuit errors. This approach significantly speeds up system-level
simulations while keeping high accuracy − verified with HSPICE
− and interoperability of different subcircuit models. Moreover,
their combined use with an efficient optimizer makes the proposed
toolbox a valuable CAD tool for the high-level design of broad-
band communication analog front-ends. As a case study, an em-
bedded 0.13µm CMOS 12bit@80MS/s A/D interface for a PLC
chipset is designed to show the capabilities of the presented
tool.†1
1. INTRODUCTION
The exponential increase of the capabilities of digital CMOS cir-
cuits − fuelled by the evolution of process technologies towards
deep submicron − is prompting the integration of complete elec-
tronic systems onto a single chip. In such Systems-on-Chip (SoC),
most of the signal processing is carried out by digital circuitry,
whereas the role of analog circuits basically reduces to implement
the necessary signal conditioning and data conversion interfaces
[1][2]. In spite of this apparently minor role, the design of
high-performance analog circuitry (usually, in adverse digital-ori-
ented technologies) most often represents an important bottleneck
for a short time-to-market deployment [3]. 
This problem is aggravated in modern telecommunication appli-
cations, like Very high-rate Digital Subscriber Line (VDSL) and
Power Line Communication (PLC), where data converters target-
ing 12-14bit resolution at conversion rates of 40-80 MSam-
ples/second (MS/s) are needed [1]. Although such data rates are
easily achievable with flash or folding/interpolation Ana-
log-to-Digital Converters (ADCs), their area and power consump-
tions become so significant at resolutions beyond 10 bit, that
makes their deployment not competitive at least for SoC applica-
tions [4][5]. On the other hand, the use of Σ∆ modulator topolo-
gies is neither a viable solution for high signal bandwidths (be-
yond 20MHz) because of the prohibitive sampling frequencies
which are required to achieve medium-high resolution [6][7].
In this scenario, pipeline ADCs have demonstrated to be a good
alternative for interfaces requiring medium-high resolution at vid-
eo-range conversion rates and beyond [8][9]. This has motivated
the interest for CAD tools which can optimize and shorten the
synthesis procedure of such ADCs [10]-[14]. Most of them are
based on an iterative optimization procedure in which the design
problem is translated into a cost function minimization problem
that can be evaluated through numerical methods. Evaluation of
the cost function is normally performed by means of equations
[11][12][14], so that very short computation times are obtained.
As a drawback, this approach results in closed tools because equa-
tions must be changed every time the topology is changed.
This paper aims at palliating this problem by using simulation in-
stead of equations for cost function evaluation. To this end, a com-
plete toolbox for the high-level synthesis of arbitrary pipeline
ADCs has been developed in the MATLAB® environment [15].
The embedded simulator uses SIMULINK® S-functions [16] to
model all required subcircuits including their main non-idealities.
This approach considerably reduces computational costs as com-
pared to using standard library blocks as in [13]. For all subcir-
cuits, the accuracy of the behavioral models has been verified by
HSPICE. Additionally, the toolbox includes an efficient hybrid
optimizer which uses statistical techniques for design space explo-
ration and deterministic techniques for fine tuning [17]. Other im-
portant features of the platform are a friendly Graphical User In-
terface (GUI), high flexibility for tool expansion†2 and wide sig-
nal processing capabilities [15].
As a case study on the use of the proposed synthesis tool, a
0.13µm CMOS 12-bit@80MS/s pipeline ADC for PLC is synthe-
sized and designed. Different experiments show the effectiveness
of the proposed methodology.
2. BEHAVIORAL MODELING OF PIPELINE ADCs 
USING SIMULINK® C-CODED S-FUNCTIONS
Fig.1(a) shows the conceptual block diagram of a generic pipeline
ADC, consisting of an arbitrary cascade of  stages and a Sam-
pled-and-Hold (S/H) circuit at the front [1][2][11]. Each stage re-
†1.  This work has been supported by the MEDEA+ (A110 MIDAS) Project.
†2.  Indeed, the toolbox has been already extended to cover other converter topologies,
such as full flash ADCs and current-steering Digital-to-Analog Converters (DACs).
Figure 1. Generic pipeline ADC architecture. (a) Conceptual block dia-
gram; (b) structure of a single stage.
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solves partial code words of length , , which are
all re-ordered and combined at the digital correction block to ob-
tain the  output of the converter. The inner structure of a
pipeline stage comprises four blocks, as illustrated in Fig.1(b): a
flash sub-ADC with  output codes, a sub-DAC with 
output levels, a substractor, and a S/H residue amplifier with gain
. The latter three blocks are implemented in practice by a sin-
gle subcircuit which is often referred to as Multiplying DAC
(MDAC).
All the critical blocks in the pipeline architecture, namely, S/H cir-
cuit, sub-ADCs and MDACs, have been modelled and coded in
the proposed toolbox including their most important error mecha-
nisms. As an illustration, Fig.2(a)†3 shows the conceptual sche-
matic of a MDAC block which operates with two non-overlapped
clock phases. Its model in the proposed toolbox includes the most
critical error mechanisms which are computed according to the
flow diagram in Fig.3. The flow graph has two branches corre-
sponding to the two clock phases. During the sampling phase, the
input-equivalent thermal noise, ( ), is calculated and added to
the voltage stored at the sampling capacitors . This is computed
taking into account the finite switch on-resistance effects ( ).
Next, an iterative procedure is started to calculate the output volt-
age  by solving the equivalent circuit of Fig.2(b), which models
the effects of finite and non-linear opamp DC-gain
( ), opamp offset (not shown in Fig.2(b)
for simplicity), non-linear capacitors, and the opamp dynamics
(comprising both linear incomplete settling and slew-rate limita-
tion), parasitic capacitances ( ), output range limi-
tations and charge injection error. Note that a two-pole model (in-
cluding parameters ) using Miller
compensation ( ) has been developed for the opamp. During the
residue-amplification phase, a similar procedure is applied to
solve the equivalent circuit shown in Fig.2(c). 
As the value of state signals are important only at the end of each
clock phase, a set of finite difference equations have been generat-
ed to describe the operation of real pipeline sub-circuits. These
equations have been codified in C and incorporated as S-functions
into the SIMULINK® environment [16]. This approach allows to
drastically speed up the simulation CPU-time†4 (up to 2 orders of
magnitude) as compared to previous approaches − based on the
use of SIMULINK® elementary blocks [13]. Moreover, S-func-
tions are more suitable for implementing a more detailed descrip-
tion of the circuit. As an example of the accuracy of the behavioral
model, Fig.4 compares the transient response of a 2-bit MDAC for
a constant input voltage by using HSPICE and our model showing
a good agreement. 
†3.  For illustration purposes, schematics are shown in its single-ended version, al-
though actually the fully-differential structures have been modelled.
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Figure 2. MDAC (a) schematic, (b) equivalent circuit in sampling phase 
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Figure 4. Transient response of a 2-bit MDAC considering a constant input












3. DESCRIPTION OF THE SYNTHESIS TOOLBOX
The models described above have been included in a SIM-
ULINK®-based simulator. This simulator, used for performance
evaluation, is combined with a statistical optimizer for design pa-
rameter selection as described below.
3.1 Optimization procedure
Deterministic optimization methods, like those available in the
MATLAB® standard distribution [15], are not suitable for synthe-
sis purposes because they are strongly dependent on the initial
conditions. However, initially designers may have little or no idea
of an appropriate design point and hence, the optimization proce-
dure is quickly trapped in a local minimum. For this reason, we
developed an optimizer which combines an adaptive statistical op-
timization algorithm inspired in simulated annealing (local mini-
ma of the cost function can then be avoided) with a design-orient-
ed formulation of the cost function (which accounts for the modu-
lator performances). Moreover, an integrated approach is
addressed: statistical techniques are applied for wide design space
exploration whereas deterministic techniques are used for
fine-tuning of best solutions found by the previous techniques.
Unlike conventional simulated annealing procedures, in which the
control parameter − commonly named temperature − follows a
predefined temporal evolution pattern, the implemented global
optimization algorithm dynamically adapts this temperature to ap-
proximate a predefined evolution pattern of the acceptance ratio
(accepted movements / total number of iterations). This idea pre-
vents excessively high temperatures which will make convergence
difficult and inappropriately low temperatures which can make the
algorithm to stuck on a local minimum. The amplitude of parame-
ter movements through the design space is also synchronized with
the temperature for improved convergence.
The optimizer has been integrated in the MATLAB®/SIM-
ULINK® platform by using the MATLAB® engine library [15], so
that the optimization core runs in background while MATLAB®
acts as a computation engine. The optimization core is very flexi-
ble, in so far as the cost function formulation is very versatile:
multiple targets with several weights, constraints, dependent vari-
ables, and logarithmic grids are permitted. This optimization pro-
cedure has been extensively tested with design problems of Σ∆
modulators involving behavioral simulators [18] as well as electri-
cal simulators [1].
3.2 Implementation in the MATLAB® environment
The proposed tool has been conceived as a MATLAB® toolbox
for the simulation and synthesis of Nyquist-rate data converters,
including flash, pipeline ADCs and current-steering DACs. Fig.5
shows some parts of the toolbox comprising a GUI to allow the
designer to browse through all steps of the simulation, synthesis
and post-processing of results.
4. CASE STUDY: A 12-bit@80MS/s ADC FOR PLC
In order to illustrate the capabilities of the proposed toolbox, the
high-level design of a 0.13µm CMOS 12-bit@80MS/s pipeline
ADC for PLC will be described. The specifications are shown in
Table 1 and the objective consists on achieving those specifica-
tions with the minimum area and power consumption. In addition,
this design is planned to be implemented without using calibra-
tion. For that reason, capacitor mismatch is a critical issue. In fact,
this limitation forces us to optimize the capacitor sizes not only in
terms of thermal noise and dynamics considerations but also in
terms of minimum capacitance area needed to achieve the re-
quired mismatch. Another critical parameter considered in the op-
timization is the resolution per stage. 
Taking into account these factors, a wide exploration of several ar-
chitectures has been carried out with the proposed synthesis tool-
box. The optimum architecture was a 7-stage pipeline with the
next resolution-per-stage: 3-2-3-2-3-3-2. Redundant sign digit
coding was used in order to relax the requirements for the compar-
ators in the flash quantizers. The results of the high-level synthesis
for the first stages as well as the requirements for the opamps are
summarized in Table 2. The optimization procedure for a given ar-
chitecture required about 4000 iterations of 16384-clock cycles
taking about 2 hours of CPU-time.
Finally, Table 3 shows a summary of the converter performance
from where it can be deduced that the specifications are fully sat-
isfied. MonteCarlo analysis has been carried out taking into count
both capacitor and resistor mismatch in order to characterize typi-
cal and worst cases of different figures. As an illustration, Fig.6(a)
shows an histogram of a MonteCarlo analysis of the MTPR ((case
(a) in Table 1)) comprising 1000 simulations and Fig.6(b) shows
the output spectrum of one of those simulations.
CONCLUSIONS
A complete MATLAB® toolbox for the high-level synthesis and
verification of pipeline ADCs has been described. The combina-
tion of an efficient SIMULINK®-based time-domain behavioral
simulator and an advanced statistical optimizer allows to efficient-
ly map system-level specifications into building-block specifica-
tions in reasonable computation times. Critical design issues such
as the resolution-per-stage are optimized in terms of power con-
sumption and silicon area. As a case study, a 0.13µm CMOS
12bit@80MS/s ADC for PLC front-end has been designed and
analysed using the proposed toolbox.
Figure 5. Some parts of the data converter MATLAB® synthesis toolbox.
 Table 1:  Specifications for pipeline ADC
Specifications: 12bit@80MS/s
Multi-Tone Power Ratio (MTPR)
(a) 15 tones on-1 tone off
(b) 120 tones on - 8 tones off
(c) 240 tones on - 16 tones off
56dB
Effective Number Of Bits (ENOB)  9.2 bits
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 Table 2:  High-level synthesis for the pipeline ADC
Block Parameter Requirement
S/H
Sampling capacitor (pF) <5.5





















Comparators Offset (mV) <100
Comparators Hysteresis (mV) <100
MDAC
Unitary capacitor (pF) 1.1





















Comparators Offset (mV) <100
Comparators Hysteresis (mV) <100
MDAC
Unitary capacitor (pF) 1





















Comparators Offset (mV) <100
Comparators Hysteresis (mV) <100
MDAC
Unitary capacitor (pF) 0.75





















Comparators Offset (mV) <100
Comparators Hysteresis (mV) <100
MDAC
Unitary capacitor (pF) 0.5















 Table 3:  Simulation results.
Results Typical case Worst case
ENOB (bits) ( ) 10.13 9.7
INL(12bits) (LSB) -2.60/2.83 -
DNL(12bits) (LSB) -0.59/0.66 -
MTPR (case a) 59.62 55.96
MTPR (case b) 61.48 57.95
MTPR (case c) 62.15 60.16
Power Consumption (mW) 230
fi@34MHz












































Figure 6. MTPR (case (a) in Table 1): (a) histogram of a MonteCarlo 
analysis; (b) output spectrum.
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(b)
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